Normal view MARC view ISBD view

Chip design for submicron VLSI : CMOS layout and simulation

Uyemura, John P

Chip design for submicron VLSI : CMOS layout and simulation - New Delhi : Cengage Learning. 2006 - 411p.

ISBN: 9788131501955

Subjects--Topical Terms:
Electronics

Dewey Class. No.: 621.395 / UYE

Place hold
Print
Add to your cart (remove)
Save record
ISBD
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)